

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5


[illegible]

Fig. 6




Fig. 7





Fig. 8



sync & packet type

Fig. 9A

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0
"10" DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
"10" DETECTION	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
RESULT			←								←										←						
SYMBOL STARTING POINTS		X									X										X						

Fig. 9B




Fig. 9C




Fig. 10




Fig. 11




Fig. 12

1300 IDLE 1301 data packet 1302 Preempt 1303 control packet 1304 continue 1305 data packet (cont'd) IDLE




Fig. 13




Fig. 14




Fig. 15

FIG. 16 is a block diagram of a network system. The system includes a Host (1610) connected to a Switch Network (1630). The Switch Network (1630) contains five switches: 1631, 1632, 1633, 1634, and 1635. A Data Store (1620) is also connected to the network. The Host (1610) is connected to switch 1631 via a T1 line. Switch 1631 is connected to switches 1632 and 1633. Switch 1632 is connected to switch 1635. Switch 1633 is connected to switches 1634 and 1636. Switch 1634 is connected to switch 1636. Switch 1635 is connected to switch 1636. The Data Store (1620) is connected to switch 1636. Dashed lines indicate bidirectional connections between the Host and switch 1631, between switch 1631 and switch 1632, between switch 1631 and switch 1633, between switch 1632 and switch 1635, between switch 1633 and switch 1634, between switch 1633 and switch 1636, between switch 1634 and switch 1636, between switch 1635 and switch 1636, and between switch 1636 and the Data Store.




Fig. 16




Fig. 17




Fig. 18




Fig. 19A




Fig. 19B




Fig. 19C

8b code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig. 20




Fig. 21A




Fig. 21B




Fig. 21C




Fig. 23




Fig. 24




Fig. 25




Fig. 26




Fig. 27




Fig. 28




Fig. 29

FIG. 30 is a block diagram of a Multiport Memory Device 3000. The device includes a central Switch 3050. Multiple Memory Banks (e.g., Memory Bank 0, Memory Bank 1, ..., Memory Bank N) are connected to the Switch. Each Memory Bank is associated with a Bank Cache (e.g., Bank Cache 3030, Bank Cache 3031, ..., Bank Cache 3037). The device also includes multiple Ports (e.g., Port 3010, Port 3011, ..., Port 3019) connected to the Switch. Each Port is associated with a set of layers (e.g., Access Layer, Transport Layer, Link Layer, Physical Layer).





Fig. 30



Input Queue 3201			Output Queue 3202		
Port	R/W	Address	Valid	Port	Data
3	R	1000	1	3	11...0
4	W	4000	0		
3	W	1000	0		
3	R	2000	1	3	101...1
	

Fig. 32




Fig. 33




Fig. 34




Fig. 35





Fig. 36



Variable Driver { $RD^+ \wedge \overline{DataIn}$ = pull down
 $RD^- \wedge DataIn$ = pull up

Fig. 37A




Fig. 37B




Fig. 38A




Fig. 38B




Fig. 39A




Fig. 39B




Fig. 40




Fig. 41




Fig. 42B




Fig. 42C




Fig. 43




Fig. 45




Fig. 46




Fig. 47A




Fig. 47B




Fig. 49A




Fig. 49B